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Numerical linear algebra algorithms use the inherent elegance of matrix formulations and are usually implemented using C/C++
floating point representation. The system implementation is faced with practical constraints because these algorithms usually
need to run in real time on fixed point digital signal processors (DSPs) to reduce total hardware costs. Converting the simulation
model to fixed point arithmetic and then porting it to a target DSP device is a diﬃcult and time-consuming process. In this
paper, we analyze the conversion process. We transformed selected linear algebra algorithms from floating point to fixed point
arithmetic, and compared real-time requirements and performance between the fixed point DSP and floating point DSP algorithm
implementations. We also introduce an advanced code optimization and an implementation by DSP-specific, fixed point C code
generation. By using the techniques described in the paper, speed can be increased by a factor of up to 10 compared to floating
point emulation on fixed point hardware.
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1. INTRODUCTION
Numerical analysis motivated the development of the earli-
est computers. During the last few decades linear algebra has
played an important role in advances being made in the area
of digital signal processing, systems, and control [1]. Numer-
ical algebra tools—such as eigenvalue and singular value de-
composition, least squares, updating and downdating—are
an essential part of signal processing [2], data fitting, Kalman
filters [3], and vision and motion analysis. Computational
and implementational aspects of numerical linear algebraic
algorithms have strongly influenced the ways in which com-
munications, computer vision, and signal processing prob-
lems are being solved. These algorithms depend on high data
throughput and high speed computations for real-time per-
formance.
DSPs are divided into two broad categories: fixed point
and floating point [4]. Numerical algebra algorithms often
rely on floating point arithmetic and long word lengths for
high precision, whereas digital hardware implementations of
these algorithms need fixed point representation to reduce
total hardware costs. In general, the cutting-edge, fixed point
families tend to be fast, low power and low cost, while float-
ing point processors oﬀer high precision and wide dynamic
range. Fixed point DSP devices are preferred over floating
point devices in systems that are constrained by chip size,
throughput, price-per-device, and power consumption [5].
Fixed point realizations vastly outperform floating point re-
alizations with regard to these criteria. Figure 1 shows a chart
on how DSP performance has increased over the last decade.
The performance in this chart is characterized by number of
multiply and accumulate (MAC) operations that can execute
in parallel. The latest fixed point DSP processors run at clock
rates that are approximately three times higher and perform
four times more 16 × 16 MAC operations in parallel than
floating point DSPs.
Therefore, there is considerable interest in making float-
ing point implementations of numerical linear algebra algo-
rithms amenable to fixed point implementation. In this pa-
per, we investigate whether the fixed point DSPs are capable
of handling linear numerical algebra algorithms eﬃciently
and accurately enough to be eﬀective in real time, and we
look at how they compare to floating point DSPs.
Today’s fixed point processors are entering a performance
realm where they can satisfy some floating point needs with-
out requiring a floating point processor. Choosing among
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Figure 1: DSP performance trend.
floating point and extended-precision fixed point allows de-
signers to balance dynamic range and precision on an as-
needed basis, thus giving them a new level of control over
DSP system implementations. The overlap between fixed
point and floating point DSPs is shown in Figure 2(a).
Themodeling eﬃciency level on the floating point is high
and the floating point models oﬀer a maximum degree of
reusability. Converting the simulation model to fixed point
arithmetic and then porting it to a target device is a time con-
suming and diﬃcult process. DSP devices have very diﬀerent
instruction sets, so an implementation on one device cannot
be ported easily to another device if it fails to achieve suﬃ-
cient quality. Therefore, development cost tends to be lower
for floating point systems (Figure 2(b)).
Designers with applications that require only minimal
amounts of floating point functionality are caught in an
“overlap zone,” and they are often forced to move to higher-
cost floating point devices. Today however, fixed point pro-
cessors are running at high enough clock speeds for designer
to combine floating point emulation and fixed point arith-
metic in order to meet real-time deadlines. This allows a
tradeoﬀ between computational eﬃciency of floating point
and low cost and low power of fixed point. In this paper, we
are trying to extend the “overlap zone” and we investigate
fixed point implementation of a truly float-intensive applica-
tion, such as numerical linear algebra.
A typical design flow of a floating point system targeted
for implementation on a floating point DSP is shown in
Figure 3.
The design flow begins with algorithm implementation
in floating point on a PC or workstation. The floating point
system description is analyzed by means of simulation with-
out taking the quantization eﬀects into account. The mod-
eling eﬃciency on the floating point level is high and the
floating point models oﬀer a maximum degree of reusabil-
Floating point DSP
Fixed point DSP










































































Mapping of a floating point








Figure 3: Floating point design process.
ity [6, 7]. C/C++ is still the most popular method for de-
scribing numerical linear algebra algorithms. The algorithm
development in floating point C/C++ can be easily mapped
to a floating point target DSP during implementation.
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Figure 4: Fixed point design process.
There are several program languages and block diagram-
based CAD tools that support fixed point data types [6, 8],
but C language is still more flexible for the development of
digital signal processing programs containingmachine vision
and control intensive algorithms. Therefore, design flow—
in a case when the floating point implementation needs to
be mapped to fixed point—is more complicated for two rea-
sons:
(i) it is diﬃcult to find fixed point system representa-
tion that optimally maps to system model developed
in floating point;
(ii) C/C++ does not support fixed point formats. Model-
ing of a bit-true fixed point system in C/C++ is diﬃ-
cult and slow.
A previous approach to alleviate these problems when target-
ing fixed point DSPs was to use floating point emulation in
a high level C/C++ language. In this case, design flow is very
similar to the flow presented in Figure 3, with the diﬀerence
that the target is a fixed point DSP. However, this method sac-
rifices severely the execution speed because a floating point
operation is compiled into several fixed point instructions.
To solve these problems, a flow that converts a floating point
C/C++ algorithm into a fixed point version is developed.
A typical fixed point design flow is depicted in Figure 4.
To speed up the porting process, only the most time con-
suming floating point functions can be converted to fixed
point arithmetic. The system is divided into subsections
and each subsection is benchmarked for performance. Based
on the benchmark results functions critical to system per-
formance are identified. To improve overall system perfor-
mance, only the critical floating point functions can be con-
verted to fixed point representation.
In a next step towards fixed point system implementa-
tion, a fixed exponent is assigned to every operand. Deter-
mining the optimum fixed point representation can be time-
consuming if assignments are performed by trial and error.
Often more than 50% of the implementation time is spent
on the algorithmic transformation to the fixed point level
for complex designs once the floating point model has been
specified [9]. The major reasons for this bottleneck are the
following:
(i) the quantization is generally highly dependent on the
stimuli applied;
(ii) analytical methods for evaluating the fixed point per-
formance based on signal theory are only applicable
for systems with a low complexity [10]. Selecting opti-
mum fixed point representation is a nonlinear process,
and exploration of the fixed point design space cannot
be done without extensive system simulation;
(iii) due to sensitivity to quantization noise or high signal
dynamics, some algorithms are diﬃcult to implement
in fixed point. In these cases, algorithmic alternatives
need to be employed.
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The bit-true fixed point system model is run on a PC or
a work station. For eﬃcient modeling of fixed point bit-
true system representation, language extensions implement-
ing generic fixed point data types are necessary. Fixed point
language extensions implemented as libraries in C++ of-
fer a high modeling eﬃciency [10, 11]. The libraries supply
generic fixed point data types and various casting modes for
overflow and quantization handling and some of them also
oﬀer data monitoring capabilities during simulation time.
The simulation speed of these libraries on the other hand is
rather poor.
After validation on a PC or workstation, the quan-
tized bit-true system is intended for implementation in soft-
ware on a programmable fixed point DSP. The implementa-
tion needs to be optimized with respect to memory utiliza-
tion, throughput, and power consumption. Here the bit-true
system-level model developed during quantization serves as
a “golden” reference for the target implementation which
yields bit-by-bit the same results.
Memory, throughput, and word length requirements
may not be important issues for oﬀ-line implementation of
the algorithms, but they can become critical issues for real-
time implementations in embedded processors—especially
as the system dimension becomes larger [3, 12]. The load that
numerical linear algebra algorithms place on real-time DSP
implementation is considerable. The system implementation
is faced with the practical constraints. Meaningful measures
of this load are storage and computation time. The first item
impacts the memory requirements of the DSP, whereas the
second item helps to determine the rate at which measure-
ments can be accepted. To reach a high level of eﬃciency, the
designer has to keep the special requirements of the DSP tar-
get in mind. The performance can be improved by matching
the generated code to the target architecture.
The platforms we chose for this evaluation were Very
Long Instruction Word (VLIW) DSPs from Texas Instru-
ments. For evaluation of the fixed point design flow we used
the C64x+ fixed point CPU core. To evaluate floating point
DSP performance we used C67x and C67x+ floating point
CPU cores. Our goals were to identify potential numerical
algebra algorithms, to convert them to fixed point, and to
evaluate their numerical stability on the fixed point of the
C64x+. We wanted to create eﬃcient C implementations in
order to test whether the C64x+ is fast and accurate enough
for this task, and finally to investigate how fixed point real-
ization stacks up against the algorithm implementation on a
floating point DSP.
In this paper, we present methods that address the chal-
lenges and requirements of fixed point design process. The
flow proposed is targeted at converting C/C++ code with
floating point operations into C code with integer operations
that can then be fed through the native C compiler for var-
ious DSPs. The proposed flow relies on the following main
concepts:
(i) range estimation utility used to determine fixed point
format. The range estimation software tool presented
in this paper, semiautomatically transforms numerical
linear algebra algorithms from C/C++ floating point
to a bit-true fixed point representation that achieves
maximum accuracy. Diﬀerence between this tool and
existing tools [5, 9, 13–15] is discussed in Section 3;
(ii) software tool support for generic fixed point, data
types. This allowsmodeling of the fixed point behavior
of the system. The bit-true fixed point model is simu-
lated and finely tuned on PC or a work station. When
desired precision is achieved, the bit-true fixed point is
ported to a DSP;
(iii) seamless design flow from bit-true fixed point simu-
lation on PC down to system implementation, gener-
ating optimized input for DSP compilers. The maxi-
mum performance is achieved by matching the gener-
ated code to the target architecture.
The remainder of this paper is organized as follows: the next
subsection gives a brief overview of fixed point arithmetic;
Section 2 gives a background on the numerical linear alge-
bra algorithms selection; Section 3 presents dynamic range
estimation process; Section 4 presents the quantization and
bit-true fixed point simulation tools. Section 5 gives a brief
overview of DSP architecture and presents tools for DSP-
specific optimization and implementation. Results are dis-
cussed in Section 6.
1.1. Fixed point arithmetic
In case of the 32-bit data, the binary point is assumed to be
located to the right of bit 0 for an integer format, whereas
for a fractional format it is next to the bit 31, the sign bit. It is
diﬃcult to represent all the data satisfactorily just by using in-
teger of fractional numbers. The generalized fixed point for-
mat allows arbitrary binary point location. The binary point
is also called Q point.
We use the standard Q notation Qn where n is the num-
ber of fractional bits. The total size of the number is as-
sumed to be the nearest power of 2 greater than or equal to
n, or clear from the context unless it is explicitly spelled out.
Hence “Q15” refers to a 16-bit signed short with a thought
comma point to the right of the leftmost bit. Likewise, an
“unsigned Q32” refers to a 32-bit unsigned integer with a
thought comma point directly to the left of the leftmost bit.
Table 1 summarizes the range of 32-bit fixed point number
for diﬀerent Q format representations.
In this format, the location of the binary point, or the
integer word length, is determined by the statistical magni-
tude, or range of signal not to cause overflows. Since each
signal can have a diﬀerent value for the range, a unique in-
teger word length can be assigned to each variable. For ex-
ample, one sign bit, two integer bits and 29 fractional bits
can be allocated for the representation of a signal having dy-
namic range of [−4, 3.999999998]. This means that the bi-
nary point is assumed to be located two bits below the sign
bit. The format not only prevents overflows, but also has a
small quantization level 2−29.
Although the generalized fixed point format allows a
much more flexible representation of data, it needs align-
ment of the binary point location for addition or subtraction
of two data having diﬀerent integer word lengths. However,
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Min Max Min Max
IQ30 −2 1.999 999 999 IQ15 −65536 65535.999 969 482
IQ29 −4 3.999 999 998 IQ14 −131072 131071.999 938 965
IQ28 −8 7.999 999 996 IQ13 −262144 262143.999 877 930
IQ27 −16 15.999 999 993 IQ12 −524288 524287.999 755 859
IQ26 −32 31.999 999 985 IQ11 −1048576 1048575.999 511 719
IQ25 −64 63.999 999 970 IQ10 −2097152 2097151.999 023 437
IQ24 −128 127.999 999 940 IQ9 −4194304 4194303.998 046 875
IQ23 −256 255.999 999 981 IQ8 −8388608 8388607.996 093 750
IQ22 −512 511.999 999 762 IQ7 −16777216 16777215.992 187 500
IQ21 −1024 1023.999 999 523 IQ6 −33554432 33554431.984 375 000
IQ20 −2048 2047.999 999 046 IQ5 −67108864 67108863.968 750 000
IQ19 −4096 4095.999 998 093 IQ4 −134217728 134217727.937 500 000
IQ18 −8192 8191.999 996 185 IQ3 −268435456 268435455.875 000 000
IQ17 −16384 16383.999 992 371 IQ2 −536870912 536870911.750 000 000
IQ16 −32768 32767.999 984 741 IQ1 −1073741824 1 073741823.500 000 000
the integer word length can be changed by using arithmetic
shift. An arithmetic right shift of n-bit corresponds to in-
creasing the integer word length by n. The output of multi-
plication has the integer word length which is sum of the two
input integer word lengths, assuming that one superfluous
sign bit generated in the two’s complement multiplication is
deleted by one left shift.
For a bit-true and implementation independent specifi-
cation of a fixed point operand, a three-tuple is necessary: the
word length WL, the integer word length IWL, and the sign S.
For every fixed point format, two of the three parametersWL,
IWL, and FWL (fractional word length) are independent; the
third parameter can always be calculated from the other two,
WL = IWL + FWL. Note that a Q0 data type is merely a spe-
cial case of a fixed point data type with an IWL that always
equals WL—hence an integral data type can be described by
two parameters only, the word lengthWL and the sign encod-
ing S (an integral data type Q0 is not presented in Table 1).
2. LINEAR ALGEBRA ALGORITHM SELECTION
The vitality of the field of matrix computation stems from its
importance to a wide area of scientific and engineering ap-
plications on the one hand, and the advances in computer
technology on the other. An excellent, comprehensive refer-
ence on matrix computation is Golub and van Loan’s text
[16].
Commercial digital signal processing applications are
constrained by the dictates of real-time implementations.
Usually a big part of the DSP bandwidth is allocated for com-
putationally intensive matrix factorizations [17, 18]. As the
processing power of DSPs keeps increasing, more of these al-
gorithms become practical for real-time implementation.
Five algorithms were investigated: Cholesky decomposi-
tion, LU decomposition with partial pivoting, QR decom-
position, Jacobi singular-value decomposition, and Gauss-
Jordan algorithm.
These algorithms are well known and have been exten-
sively studied, and eﬃcient and accurate floating point im-
plementations exist. We want to explore their implementa-
tion in fixed point and compare it to floating point.
3. PROCESS OF DYNAMIC RANGE ESTIMATION
3.1. Related work
During conversion from floating point to fixed point, a range
of selected variables is mapped from floating point space to
fixed point space. Some published approaches for floating
point to fixed point conversion use an analytic approach for
range and error estimation [9, 13, 19–23], and others use
a statistical approach [5, 11, 24, 25]. After obtaining mod-
els or statistics of range and error by analytic or statistical
approaches, respectively, search algorithms can find an opti-
mum word length. A useful survey and comparison of search
algorithms for word length determination is presented in
[26].
The advantages of analytic techniques are that they do
not require simulation stimulus and can be faster. However,
they tend to produce more conservative word length results.
The advantage of statistical techniques is that they do not re-
quire a range or error model. However, they often need long
simulation time and tend to be less accurate in determining
word lengths. After obtaining models or statistics of range
and error by analytic or statistical approaches, respectively,
search algorithms can find an optimum word length.
Some analytical methods try to determine the range by
calculating the L1 norm of a transfer function [27]. The
range estimated using the L1 norm guarantees no overflow
for any signal, but it is a very conservative estimate for most
applications and it is also very diﬃcult to obtain the L1 norm
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of adaptive or nonlinear systems. The range estimation based
upon L1 norm analysis is applicable only to specific signal
processing algorithms (e.g., adaptive lattice filters [28]). Op-
timumword length choices can bemade by solving equations
when propagated quantized errors [29] are expressed in an
analytical form.
Other analytic approaches use a range and error model
for integer word length and fractional word length design.
Some use a worst-case error model for range estimation
[19, 23], and some use forward and backward propagation
for IWL design [21]. Still others use an error model for FWL
[15, 19].
By profiling intermediate calculation results within ex-
pression trees-in addition to values assigned to explicit pro-
gram variables, a more aggressive scaling is possible than
those generated by the “worst case estimation” technique de-
scribed in [9]. The latter techniques begin with range infor-
mation for only the leaf operands of an expression tree and
then combine range information in a bottom up fashion. A
“worst-case estimation” analysis is carried out at each opera-
tion whereby the maximum and minimum result values are
determined from the maximum and minimum values of the
source operands. The process is tedious and requires the de-
signer to bring in his knowledge about the system and specify
a set of constraints.
Some statistical approaches use range monitoring for
IWL estimation [11, 24], and some use error monitoring for
FWL [22, 24]. The work in [22] also uses an error model that
has coeﬃcients obtained through simulation.
In the “statistical” method presented in [11], the mean
and standard deviation of the leaf operands are profiled as
well as their maximum absolute value. Stimuli data is used
to generate a scaling of program variables, and hence leaf
operands, that avoid overflow by attempting to predict from
the signal variances of leaf operands whether intermediate
results will overflow.
During the conversion process of floating point numeri-
cal linear algebra algorithms to fixed point, the integer word
length (IWL) part and the fractional word length (FWL) part
are determined by diﬀerent approaches while architecture
word length (WL) is kept constant. In case when a fixed point
DSP is target hardware, WL is constrained by the CPU archi-
tecture.
Float to fixed conversion method, used in this paper,
originates in simulation-based, word length optimization for
fixed point digital signal processing systems proposed by Kim
and Sung [5] and Kim et al. [11]. The search algorithm at-
tempts to find the cost-optimal solution by using “exhaus-
tive” search. The technique presented in [11] requires mod-
erate modification of the original floating point source code,
and does not have standardized support for range estimation
of multidimensional arrays.
The method presented here, unlike work in [5, 11], is
minimally intrusive to the original floating point C/C++
code and has a uniform way to support multidimensional
arrays and pointers which are frequently used in numerical
linear algebra. The range estimation approach presented in
the subsequent section oﬀers the following features:
(i) minimum code intrusion to the original floating point
C model. Only declarations of variables need to be
modified. There is also no need to create a secondary
main() function in order to output simulation results;
(ii) support for pointers and uniform standardized sup-
port for multidimensional arrays which are frequently
used in numerical linear algebra;
(iii) during simulation, key statistical information and
value distribution of each variable are maintained. The
distribution is kept in a 32-bin histogram where each
bin corresponds to one Q format;
(iv) output from the range-estimation tool is split in dif-
ferent text files on function by function basis. For each
function, the range-estimation tool creates a separate
text file. Statistical information for all tracked variables
within one function is grouped together within a text
file associated to the function. The output text files can
be imported in Excel spreadsheet for review.
3.2. Dynamic range estimation algorithm
The semiautomated approach proposed in this section uti-
lizes simulation-based profiling to excite internal signals and
obtain reliable range information. During the simulation,
the statistical information is collected for variables speci-
fied for tracking. Those variables are usually the floating
point variables which are to be converted to fixed point.
The statistics collected is the dynamic range, the mean and
standard deviation and the distribution histogram. Based on
the collected statistic information Q point location is sug-
gested.
The range estimation can be performed on function-by-
function basis. For example, only a few of the most time
consuming functions in a system can be converted to fixed
point, while leaving the remaining of the system in floating
point.
The method is minimally intrusive to the original float-
ing point C/C++ code and has uniform way of support for
multidimensional arrays and pointers. The only modifica-
tion required to the existing C/C++ code is marking the vari-
ables whose fixed point behavior is to be examined with the
range estimation directives. The range estimator then finds
the statistics of internal signals throughout the floating point
simulation using real inputs and determines scaling parame-
ters.
To minimize intrusion to the original floating point C or
C++ program for range estimation, the operator overloading
characteristics of C++ are exploited. The new data class for
tracing the signal statistics is named as ti float. In order to
prepare a range estimationmodel of a C or C++ digital signal
processing program, it is only necessary to change the type
of variables from float or double to ti float, since the class in
C++ is also a type of variable defined by users. The class not
only computes the current value, but also keeps records of
the variable in a linked list which is declared as its private
static member. Thus, when the simulation is completed, the
range of a variable declared as class is readily available from
the records stored in the class.
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ti float X
Static member: VarList (a linked list of statistics):
· · ·ti float Y ti float Z








Figure 5: ti float class composition.
Class statistics are used to keep track of the minimum,
maximum, standard deviation, overflow, underflow and his-
togram of floating point variable associated with it. All in-
stances of class statistics are stored in a linked-list class
VarList. The linked list VarList is a static member of class
ti float. Every time a new variable is declared as a ti float,
a new object of class statistics is created. The new statistics
object is linked to the last element in the linked list VarList,
and associated with the variable. Statistics information for
all floating point variables declared as ti float is tracked and
recorded in the VarList linked list. By declaring linked list
of statistics objects as a static member of class ti float we
achieved that every instance of the object ti float has access
to the list. This approach minimizes intrusion to the origi-
nal floating point C/C++ code. Structure of class ti float is
shown in Figure 5.
Every time a variable, declared as ti float, is assigned
a value during simulation, in order to update the variable
statistics, the ti float class searches through the linked list
VarList for the statistics object which was associated with the
variable.
The declaration of a variable as ti float also creates asso-
ciation between the variable name and function name. This
association is used to diﬀerentiate between variables with
same names in diﬀerent functions. Pointers and arrays, as
frequently used in ANSI C, are supported as well.
Declaration syntax for ti float is
ti float <var name>(“<funct name>,””<var name>”);
where <var name> is the name of floating point variable des-
ignated for dynamic range tracking, and <funct name> is the
name of function where the variable is declared.
In case dynamic range of multidimensional array of
float needs to be determined, the array declaration must be
changed from
float <var name>[<M>][<N>]· · · [<Z>];
to
ti float <var name>[<M>][<N>]· · · [<Z>]
={ti float(“<funct name>,””<var name>,”
<M>∗<N>∗ · · ·∗ <Z>)}.
Please note that declaration of multidimensional array of
ti float can be uniformly extended to any dimension. The
declaration syntax keeps the same format for one, two,
three, and n dimensional array of ti float. In the declaration
<var name> is the name of floating point array selected for
dynamic range tracking. The <func name> is the name of
function where the array is declared. The third element in
the declaration of array of ti float is size. Array size is defined
by multiplying sizes of each array dimension.
In case ofmultidimensional ti float arrays only one statis-
tics object is created to keep track of statistics information of
the whole array. In other words, ti float class keeps statistic
information for array at array level and not for each array el-
ement. Product defined as third element in the declaration
defines the array size.
The ti float class overloads arithmetic and relational op-
erators. Hence, basic arithmetic operations such as addition,
subtraction, multiplication, and division are conducted au-
tomatically for variables. This property is also applicable for
relational operators, such as “==,” “>,” ”<,“ ”>=,“”! =“ and
“<=.” Therefore, any ti float instance can be compared with
floating point variables and constants. The contents, or pri-
vate members, of a variable declared by the class are updated
when the variable is assigned by one of the assignment op-
erators, such as “=,” “+ =,” “− =,” “∗ =,” and “/ =.” For
example, ti float is updated when the absolute of the present
value is larger than the previously determined.
The floating point simulation model is prepared for
range estimation by changing the variable declaration from
float to ti float. The simulation model code must be com-
piled and linked with the overloaded operators of the ti float
class. TheMicrosoft Visual C++ compiler, version 6.0, is used
throughout the floating point and range estimation develop-
ment.
The dynamic range information is gathered during the
simulation for each variable declared as ti float. The statisti-
cal range of a variable is estimated by using histogram, stan-
dard deviation, minimum and maximum values. Finally, the
integer word lengths of all signals declared as ti float are sug-
gested.
During floating point to fixed point conversion process
we search for minimum integer word length (IWL) required
for implementing algorithms eﬀectively (therefore FL = WL
− IWLmin). After completing the simulation Q point format
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(1) void choldc(float **a, int n, float p[])
(2) {




(7) for (i=0;i<n;i++) {
(8) for (j=i;j<n;j++) {
(9) for (sum=a[i][j],k=i-1;k>=1;k- -) sum -= a[i][k]*a[j][k];
(10) if (i == j) {
(11) if (sum <= 0.0)
(12) nrerror(“choldc failed”);
(13) p[i]=sqrt(sum);




Figure 6: Floating point code for Cholesky decomposition.
in which the assigned value can be represented with mini-
mum IWL is selected. The decision is made based on his-
togram data collected during simulation.
In this case, large floating point dynamic range is mapped
to one of 31 possible fixed point formats from Table 1. To
identify the best fixed point format the variable values are
tracked by using a histogram with 32 bins. Each of these bins
present one Q format. Every time during simulation, the
tracked floating point variable is assigned a value, a corre-
sponding Q format representation of the value is calculated
and the value is binned to a corresponding Q point bin. In
case floating point value is too large to be presented in 32-bit
fixed point it is sorted in the Overflow bin. In case floating
point value is too small to be presented in 32-bit fixed point
it is sorted in the Underflow bin.
At the end of simulation, ti float objects save collected
statistics in a group of text files. Each text file corresponds to
one function, and contains statistic information for variables
declared as ti float within that function.
Cholesky decomposition is used to illustrate porting
from floating point to fixed point arithmetic. The overall
procedure to estimate the ranges of internal variables can be
summarized as follows.
(1) Implement Cholesky decomposition in floating point
arithmetic C/C++ program. Floating point implementa-
tion of Cholesky decomposition is presented in Figure 6
[30].
(2) Insert the range estimation directives. In this case dy-
namic range is tracked for all floating point variables de-
clared in choldc() function. Dynamic range of float vari-
able sum, two-dimensional array of floats a[][], and one-
dimensional float array p[] are traced. Declarations for these
variables are changed from float to ti float as shown in lines
(5), (7), and (8) shown in Figure 7. In line (7), a two-
dimensional array of ti float is declared. The declaration as-
sociates the name of two-dimensional array “a” with func-
tion name “choldc.”
Note that declaration of ti float can be uniformly ex-
tended for multidimensional arrays.
(3) Rebuild model and run. Code must be linked with li-
brary containing the ti float implementation. During simu-
lation, statistic data is collected for all variables declared as
ti float. After the simulation is complete, the collected data is
saved in a group of text files. A text file is associated with each
function. All variables declared as ti float within a function
are grouped and saved together. In this case, data associated
to tracked variables from function choldc() are saved in text
file named choldc.txt. Content of the choldc.txt is shown in
Figure 8.
Statistics collected for each variable is presented in sepa-
rate rows. In rows (7), (8), and (9) statistics for variables p,
a, and sum are presented. The Q point information shown
in column B presents Q format suggestion. For example, the
tool suggests Q28 format for elements of two-dimensional
array a. The count information, shown in columnC, presents
howmany times particular variable was assigned a value dur-
ing course of simulation. The information shown in columns
D through I in Figure 8, respectively, present
(i) Min: smallest value of the selected variable during sim-
ulation;
(ii) Max: largest value of the selected variable during sim-
ulation;
(iii) Abs Min: absolute smallest value of the selected vari-
able during simulation;
(iv) Abs Max: absolute largest value of the selected variable
during simulation;
(v) Mean: mean value of the selected variable during sim-
ulation;
(vi) Std dev: standard deviation value of the selected vari-
able during simulation.
In the remaining columns, histogram information is pre-
sented for each tracked variable. For example, during the
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(5) ti float sum(“choldc,” “sum”);
(6)
(7) ti float a[M][M] = {ti float(“choldc,” “a,” M*M)};
(8) ti float p[M] = {ti float(“choldc,” “p,” M)};
(9)
(10) for (i=0; i<n; i++)
(11) {
(12)
(13) for (j=0; j<n; j++) a[i][j] = ti a[i][j];
(14) }
(15)
(16) for (i=0;i<n;i++) {
(17) for (j=i;j<n;j++) {
(18) for (sum=a[i][j],k=i-1;k>=0;k- -) sum -= a[i][k]*a[j][k];
(19) if (i == j) {
(20) if (sum <= 0.0)
(21) nrerror(“choldc failed”);
(22) p[i]=sqrt(sum);




(27) for (i=0; i<n; i++)
(28) {
(29) ti p[i] = p[i];
(30) for (j=0; j<n; j++) ti a[i][j] = a[i][j];
(31) }
(32) }
Figure 7: Floating point code for Cholesky decomposition prepared for range estimation.
Figure 8: Output from range estimation tool imported in excel spreadsheet.
course of simulation variable sum took twice values that can
be represented in Q28 fixed point format, it took 100 times
values that can be represented in Q29 fixed point format and
it took 458 times values that can be represented in Q29 fixed
point format. Overflow and Underflow bins track number of
overflows and underflows, respectively.
4. BIT-TRUE FIXED POINT SIMULATION
OnceQ point position is determined, fixed point system sim-
ulation is required to validate if achieved fixed point perfor-
mance is satisfactory. This intermediate fixed point simula-
tion step on PC or workstation is required before porting the
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fixed point code to a DSP platform. Cosimulating this fixed
point algorithmwith the original floating point code will give
an accuracy evaluation.
Since ANSI C or C++ oﬀers no eﬃcient support for fixed
point data types, it is not possible to easily carry the fixed
point simulation in pure ANSI C or C++. Several library ex-
tensions to C++ have been proposed in the past to compen-
sate for this deficiency [7, 31]. These fixed point language
extensions are implemented as libraries in C++ and oﬀer
a high modeling eﬃciency. They supply generic fixed point
data types and various casting modes for overflow and quan-
tization handling. The simulation speed of these libraries on
the other hand is rather poor.
The SystemC fixed point data types and cast operators are
utilized in proposed design flow [7]. Since ANSI C is a subset
of SystemC, the additional fixed point constructs can be used
as bit-true annotations to dedicated operands of the original
floating point ANSI C file, resulting in a hybrid specification.
This partially fixed point code is used for simulation.
In the following paragraphs, a short overview of the most
frequently used fixed point data types and functions in Sys-
temC is provided. A more detailed description can be found
in the SystemC user’s manual [7].
The data types sc fixed and sc ufixed are the data types
of choice. The two’s complement data type sc fixed and the
unsigned data type sc ufixed receive their format when they
are declared, that is, the fixed point attributes must be known
at compile time (static arguments). Thus they behave accord-
ing to these fixed point parameters throughout their lifetime.
Pointers and arrays, as frequently used in ANSI C, are sup-
ported as well.
For a cast operation to a fixed point format <WL, IWL,
SIGN>, it is also important to specify the overflow and pre-
cision reduction in case the target data type cannot hold the
original value. The most important casting modes are listed
below. SystemC also specifies many additional cast modes to
model target specific behavior.
(i) Quantization modes
(a) Truncation (SC TRN). The bits below the spec-
ified LSB are cut oﬀ. This quantization mode is
the default for SystemC fixedpoint types and will
be used if no other value is specified.
(b) Rounding (SC RND). Adds LSB/2 first, before
cutting oﬀ the bits below the LSB.
(ii) Overflow modes
(a) Wrap-around (SC WRAP). In case of an overflow
theMSB carry bit is ignored. This overflowmode
is the default for SystemC fixed point types and
will be used if no other value is specified.
(b) Saturation (SC SAT). In case the minimum or
maximum values are exceeded, the result is set to
the minimum or maximum values, respectively.
Described above are the algorithmic level transformations as
illustrated in Figure 9, that change the behavior or accuracy
of an algorithm.
Transformation starts from a floating point program,
where the designer abstracts from the fixed point problems
and does not think of a variable as finite length register.
Fixed point formats are suggested by range estimation
tool. Based on this advice, when migrating from floating
point C to bit-true fixed point C code, the floating point vari-
ables should be converted to variables with appropriate fixed
point range.
To illustrate this step, choldc() function from Figure 6 is
converted to fixed point based on advice from range estima-
tion tool. It is assumed that function choldc() accepts float-
ing point inputs, performs all calculations in fixed point, and
then converts the results back to floating point. Based on data
collected during range estimation step, floating point vari-
ables in choldc() should be converted to appropriate fixed
point formats. The output from the range estimation tool
(Figure 8) recommends that floating point variables sum, p[]
and a[][] should have Q28, Q29, and Q28 fixed point for-
mats, respectively. In listing shown in Figure 9, in line (5),
variable sum is declared as Q28 (IWL = 4). Variables a[][],
and p[] are declared in lines (7) and (8) as Q28 and Q29, re-
spectively. Note that lines (16)–(27) from listing in Figure 9
are equivalent to lines (7)–(16) from Figure 6. Since variables
ti a[][] and ti p[] passed from calling function to choldc() are
floating point variables, it is required to convert them to fixed
point variables (lines (10)–(14) in Figure 9). The choldc()
function should return floating point results therefore before
returning the fixed point results must be converted back to
floating point (lines (28)–(32) in Figure 9).
The resulting completely bit-true algorithm in SystemC
is not directly suited for implementation on a DSP. The algo-
rithm needs to be mapped to a DSP target. This is an imple-
mentation level transformation, where the bit-true behavior
normally remains unchanged.
5. ALGORITHM PORTING TO A TARGET DSP
Selecting a target DSP, and porting the bit-true fixed point
numerical linear algebra algorithm to its architecture is not a
trivial task. The internal DSP architecture plays a significant
role in how eﬃciently the algorithm runs in real time. The
internal architecture, number and size of the internal data
paths, type and bandwidth of the external memory interface,
number and precision of functional units, and cache archi-
tecture all play important role in how well numerical algebra
tasks will be carried in real time.
Programming modern DSP processors manually utiliz-
ing assembly language is a very tedious task. In awareness of
this problem, the modern DSP architectures have been de-
veloped using a processor/compiler codesign methodology
which led to compiler-eﬃcient processor designs.
Despite improvements in development tools, a signifi-
cant gap in the system design flow is still evident. Today there
is no direct path from a floating point system level simulation
to an optimized fixed point implementation on a DSP. While
multiplication is supported directly on the fixed point DSPs,
division and square root are not; hence they must be com-
puted iteratively. Many numerical linear algebra algorithms
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(5) sc fixed<32,4> sum;
(6)
(7) sc fixed<32,4> a[M][M];
(8) sc fixed<32,3> p[M];
(9)
(10) for (i=0; i<n; i++)
(11) {
(12)
(13) for (j=0; j<n; j++) a[i][j] = ti a[i][j];
(14) }
(15)
(16) for (i=0;i<n;i++) {
(17) for (j=i;j<n;j++) {
(18) sum=a[i][j];
(19) for (k=i-1;k>=0;k- -) sum -= a[i][k]*a[j][k];
(20) if (i == j) {
(21) if (sum <= 0.0)
(22) nrerror(“choldc failed”);
(23) p[i]=sqrt(sum);




(28) for (i=0; i<n; i++)
(29) {
(30) ti p[i] = p[i];
(31) for (j=0; j<n; j++) ti a[i][j] = a[i][j];
(32) }
(33) }
Figure 9: Fixed point implementation of Cholesky decomposition algorithm in SystemC.
require “square root” and “reciprocal square root” opera-
tion. By standardizing these building blocks, we are mini-
mizing manual implementation and necessary optimization
of target specific code for the DSP. This will decrease time-
to-market and make design changes less tedious, error prone
and costly.
5.1. DSP architecture overview
In this paper, we selected TMS320C6000 DSP family as an
implementation target for numerical linear algebra algo-
rithms. The TMS320C6000 family consists of fixed point
DSPs [32], and floating point DSPs [33]. TMS320C6000
DSPs have an architecture designed specifically for real-time
signal processing [34].
To achieve high performance through increased
instruction-level parallelism, the architecture of the C6000
platform use advanced Very Long InstructionWord (VLIW).
A traditional VLIW architecture consists of multiple ex-
ecution units running in parallel, performing multiple
instructions during a single clock cycle. Parallelism is the
key to high performance, taking these DSPs well beyond
the performance capabilities of traditional superscalar de-
signs. The TMS320C6000 DSPs have a highly deterministic
architecture, having few restrictions on how or when in-
structions are fetched, executed, or stored. This architectural
flexibility enables high-eﬃciency levels of the TMS320C6000
optimizing C compiler. Features of the C6000 devices
include
(i) advanced (VLIW) CPUwith eight functional units, in-
cluding two multipliers and six arithmetic units. The
CPU can execute up to eight 32-bit instructions per
cycle;
(ii) these eight functional units contain: two multipliers
and six ALUs instruction packing: reduced code size;
(iii) all instructions can operate conditionally: flexibility of
code;
(iv) variable-width instructions: flexibility of data types;
(v) fully pipelined branches: zero-overhead branching.
An important attribute of a real-time implementation of a
matrix algorithm concerns the actual volume of data that has
to be moved around during execution. Matrices sit in mem-
ory but the computations that involve their entries take place
in functional units. The control of memory traﬃc is crucial
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to performance. We need to keep the fast arithmetic units
busy with enough deliveries of matrix data and we have to
ship the result back to memory fast enough to avoid backlog.
Customization of bit-true fixed point algorithm to
a fixed point DSP target
Compiling the bit-true fixed point model, developed in
Section 4, by using a target DSP compiler does not give opti-
mum performance. The C64x+ DSP compilers support C++
language constructs, but compiling the fixed point libraries
for the DSP is no viable alternative as the implementation of
the generic data types makes extensive use of operator over-
loading, templates and dynamic memory management. This
will render fixed point operations rather ineﬃcient com-
pared to integer arithmetic performed on a DSP. Therefore,
target specific code generation is necessary.
In this study, we have chosen the TMS320C64x+ fixed
point CPU and its C compiler as an implementation target
[32, 35, 36]. We had to develop a target-optimized DSP C
code for C64x+ CPU core. Themost frequently used routines
in numerical linear algebra are optimized in fixed point to
C64x+ CPU.
Texas Instruments has developed IQmath library for TI’s
TMS320C28x processor [37]. The C28x IQmath library was
used as a starting point to create a similar library for C64x+
CPU. The C64x+ IQmath library is a highly optimized and
high-precision mathematical function library for C/C++
programmers to seamlessly port the bit-true fixed point al-
gorithm into fixed point code on the C64x+ family of DSP
devices. These routines are intended for use in computation-
ally intensive real-time applications where optimal execution
speed and high accuracy are critical. By using these routines,
execution speeds are considerably faster than equivalent code
written in standard ANSI C language can be achieved.
The resulting system enables automated conversion of
the most frequently used ANSI floating point math functions
such as sqrt(), isqrt(), div(), sin(), cos(), atan(), log(), and
exp() by replacing these calls with their fixed point equiva-
lents coded using portable ANSI C. This substitution of func-
tion calls is part of the floating point to fixed point conver-
sion process.
Numerical precision and dynamic range requirement
will vary considerably from one application to the other.
IQmath Library facilitates the application programming in
fixed point arithmetic, without fixing the numerical preci-
sion up-front. This allows the system engineer to check the
application performance with diﬀerent numerical precision
and finally fix the numerical resolution.
Typically C64x+ IQmath function supports Q0 to Q30
format. In other words, Q point can be placed anywhere as-
suming 32-bit word length (WL). Nevertheless some func-
tions like IQNsin, IQNcos, IQNatan2, IQNatan2PU, IQatan
do not support Q30 format, due to the fact that these func-
tions input or output need to vary between −π to π radians.
For definition of Q0 to Q30 format please refer to Table 1.
A subset of IQmath functions used in this paper is pre-
sented in Table 2.
Table 2: List of relevant functions from IQmath library.
Function name Remarks
IQabs Absolute value of IQ number
IQdiv Fixed point division
IQXtoY Conversion between two diﬀerent IQ formats
IQisqrt High-precision inverse square root
IQmag Magnitude square: sqrt(Aˆ2 + Bˆ2)
IQmpy IQ multiplication
IQmpyIQx Multiply two diﬀerent IQ numbers
IQrmpy IQ multiplication with rounding
IQrsmpy IQ multiplication with rounding & saturation
IQsqrt High-precision square root
IQtoF IQ to floating point
FtoIQ Convert float to IQ
In order to include an IQmath function in C code the
following steps must be followed:
(i) include the IQmathLib.h include file;
(ii) link your code with the IQmath object code library,
IQmath.lib
(iii) use a correct linker command file to place “IQmath”
section in program memory;
(iv) the section “IQmathTables” contains lookup tables for
IQmath functions.
The C code functions from IQmath library compile into eﬃ-
cient C64x+ assembly code. The IQmath functions are im-
plemented by using C64x+ specific C language extensions
(intrinsics) and compiler directives to restructure the oﬀ-the-
shelf C code while maintaining functional equivalence to the
original code [36]. The intrinsics are built in functions that
usually map to specific assembly instructions. The C64x+ in-
struction such as multiplication of two 32-bit numbers to 64-
bit result is utilized to have higher precision multiplication
[32].
To illustrate this step, a bit-true fixed point version of
function choldc() shown in Figure 9 is ported to fixed point
DSP.
The process of porting to a fixed point target starts with
a bit-true fixed point model (Figure 9). The fixed point vari-
ables from listing shown in Figure 9 are converted to corre-
sponding fixed point formats supported by IQmath library.
In listing presented in Figure 10, lines (11)–(14) and (33)–
(38) convert between floating point and fixed point formats.
Lines (16)–(30) from listing in Figure 10 are equivalent to
lines (16)–(26) from listing in Figure 9. Note that fixed point
multiplication and square root operations are replaced with
the equivalents from IQmath library. These functions are
optimized for maximum performance on target fixed point
DSP architecture.
Note that Q28 fixed point format is used for array a[][]
(a[][] is declared as iq28 in line (5) in Figure 10). In line
(19), two elements of the array are multiplied by using the
IQmath function IQ28mpy(). In line (26), variable p[i] is
converted from iq29 to iq28 fixed point format. Although
range estimation tool suggested Q29 format for variable p[],
Zoran Nikolic´ et al. 13
(1) void choldc(float **aa, int n, float pp[])
(2) {








(11) //convert input matrix to IQ format
(12) for (i=0;i<n;i++) {
(13) for (j=0;j<n;j++) a[i][j]= FtoIQ28(aa[i][j]);
(14) }
(15)
(16) for (i=0;i<n;i++) {
(17) for (j=i;j<n;j++) {
(18) for (sum=a[i][j],k=i-1;k>=0;k- -)
(19) sum -= IQ28mpy(a[i][k],a[j][k]);
(20) if (i == j) {
(21) if (sum <= 0.0)
(22) nrerror(“choldc failed”);
(23) p[i]= IQXtoIQY( IQ28sqrt(sum),28,29);
(24) } else {
(25) iq28 tmp;






(32) //convert back to floating point








Figure 10: Fixed point implementation of Cholesky decomposition algorithm in IQmath.
a few CPU cycles can be saved if the variable is in Q28
fixed point format. If all fixed point variables in the function
were in Q28 fixed point format, the function would execute
slightly faster since it would not be necessary to spend CPU
cycles for conversion between diﬀerent formats (lines (23)
and (26) in Figure 10).
Usually, the implementation optimized for a target DSP
must not only run on the DSP but it should also run and
simulate on a work station or a PC. Since the IQmath library
functions are implemented in C, it is possible to recompile
and run fixed point target DSP code on a PC or workstation
providing that DSP intrinsics library for the host exists.
6. RESULTS
Real-time performance of selected numerical linear algebra
algorithms is compared between their implementations on
fixed point DSP and floating point DSP platforms. Imple-
mentation of the numerical linear algebra algorithms on a
floating point DSP target was straight forward since their
original implementation was in floating point C/C++ [18].
On the other hand, in order to run on a fixed point DSP
target, the numerical linear algebra algorithms described in
Section 2 had to be ported to fixed point arithmetic.
Conversion from floating point to fixed point arithmetic
was completed based on the flow described in Sections 3, 4,
and 5. Dynamic range of floating point variables is estimated
by the range-estimation tool presented in Section 3. Based
on the recommendation from the range-estimation tool, we
created a bit-true fixed point SystemC model as described in
Section 4. Performance of the bit-true SystemC fixed point
algorithm is first validated. After performance validation, the
bit-true fixed point algorithm is ported to a target DSP as
described in Section 5.
14 EURASIP Journal on Advances in Signal Processing
The flow presented in this paper significantly shrinks the
time spent on algorithm conversion from a floating point to
fixed point DSP target. The conversion process turns out to
be at least four times faster than trial-and-error determina-
tion of the fixed point formats by hand.
The simulation speed of bit-true fixed point implementa-
tion in SystemC is rather slow compared to the original float-
ing point C program. The SystemC simulation runs approx-
imately one thousand times slower. The simulation time re-
quired for the range estimation process is 5–20 times shorter
than bit-true fixed point model simulation in SystemC.
Optimization for diﬀerent design criteria, like through-
put, chip size, memory size, or accuracy, are in general mu-
tually exclusive goals and result in a complex design. We use
three points to compare performance between fixed point
and floating DSP platforms for running the numerical lin-
ear algebra algorithms:
(i) speed which translates to number of CPU cycles re-
quired to run the algorithm, and CPU frequency;
(ii) code size;
(iii) accuracy.
To optimize the speed performance of the algorithms, only
compiler-driven optimization is used. We wanted to pre-
serve connection to the original floating point C algorithm
throughout diﬀerent stages of the conversion flow described
in Sections 3, 4, and 5. In order to keep simple mapping
between the diﬀerent stages of the float-to-fixed conversion
flow we did not change the original algorithms. In order to
maintain portability between diﬀerent platforms (work sta-
tion/target DSP) the algorithm implementation is kept in
C/C++. Although better performance can be achieved by im-
plementation of critical functions (such as square root) in
assembly this was not exploited to maintain code portability.
For the occasional cases where additional CPU performance
is needed, additional techniques are available to improve per-
formance of C/C++ applications [38].
In the following three sections each aspect will be dis-
cussed separately.
The selected numerical linear algebra algorithms are im-
plemented on the TMS320C6000 DSP family from Texas In-
struments.
The algorithm performance in floating point was evalu-
ated on TMS320C6713 (C67x CPU core) and TMS320C6727
DSPs (C67x+ CPU core). Compiler used for both cases was
v5.3.0.
The performance of the numerical algebra algorithms
on the fixed point DSP is evaluated on C64x+ CPU core.
To evaluate algorithm performance in fixed point, we used
TMS320C6455 DSP (C64x+ CPU core). Compiler used was
v6.0.1.
6.1. Number of CPU cycles/speed
6.1.1. Code/compiler optimizations
Pivoting is nothing more than interchange of rows (partial
pivoting) or rows and columns (full pivoting) so as to put a
particularly desirable element in the diagonal position from
which the pivot is about to be selected. Pivoting operation
can be separated to (1) search for pivot element, and (2)
interchange rows, if needed. Search for pivot element adds
a slight overhead on a DSP since conditional branch pre-
vents eﬃcient pipelining. The computational overhead of
row swapping (permutation operation) is significantly re-
duced on TMS320C6000 DSPs, since, interchange of rows
(once the pivot element is found), is fully pipelined by the
compiler.
The Gauss-Jordan algorithm requires row operations and
pivoting (swapping rows) for numerical stability. The com-
piler successfully pipelines row swapping loops, and scaling
loops in Gauss-Jordan algorithm.
The LU factorization algorithm uses Crout’s method with
partial pivoting. Crout’s algorithm solves a set of equations
by arranging the equations in a certain order. Pivoting is es-
sential for stability of Crout’s algorithm. In LU decomposi-
tion the compiler is successfully pipelining five inner loops:
loop over row elements to get the implicit scaling informa-
tion, the inner loop over columns of Crout’s method, the in-
ner loop in search for largest pivot element, the row inter-
change loop, and pivot divide loop.
Performing the pivoting by interchange of row indexes
significantly speeds up decomposition of large matrices. In
case of small matrices the pivoting by interchange of row in-
dexes is only slightly faster. It takes ∼ 30 CPU cycles to inter-
change two rows in 5 × 5 matrix which is less than 1.5% of
total number of cycles required for LU decomposition. The
accuracy of decomposition is not aﬀected by either pivoting
implementation. In our implementation of LU decomposi-
tion we perform pivoting by really interchanging rows.
Cholesky decomposition is extremely stable without any
pivoting. Cholesky decomposition requires multiplication,
division, and the square root computation. In the fixed point
implementation of Cholesky decomposition the square root,
division, and multiplication are replaced by IQmath C func-
tions optimized for C64x+ CPU architecture. The numerical
linear algebra algorithms usually contain double- or triple
nested loops. The compiler is the most aggressive on in-
nermost loops. The inner loop of block dot product im-
plementation of Cholesky decomposition (lines (18)-(19)
in Figure 10) is successfully pipelined by the compiler. The
compiler extracts an impressive amount of parallelism out
of the application. Optimized with the appropriate flags the
inner loop is unrolled so that a multiple of 2 elements are
computed at once.
Givens and Householder transformations are frequently
used in matrix factorizations [16]. When Givens rotations
are used to diagonalize a matrix, the method is known as
a Jacobi transformation. For this reason, Givens rotations
are also known as Jacobi rotations. In numerical terms, both
Givens and Housholder are very stable and accurate methods
of introducing zeros to a matrix. Backward error analysis re-
veals that error introduced by limited precision computation
is on order of machine precision, which is an important fact
given that we have limited number of bits on fixed point.
Jacobi methods are suitable for fixed point implementa-
tion because they provide more control over scaling of values
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Table 3: Cycle count and code size for floating point emulation of











Square root 3246 512
Division 114 320
when compared to most other methods, for example, QR
iteration. The exact Jacobi Algorithm [16] involves the cal-
culation of a square root, the calculation of a reciprocal of
a square root, and multiple divisions. We implement Jacobi
rotations in which division, the square root computation,
and the reciprocal of the square root are replaced by IQ-
math C functions optimized for C64x+ CPU architecture.
Algorithms to compute the Jacobi SVD are computationally
intensive when compared to the traditional factorizations.
Unlike Cholesky, the Jacobi SVD algorithm is iterative. We
demonstrate here that Jacobi SVD algorithm translates well
to fixed point DSPs; and that the convergence property of the
algorithms is not jeopardized by fixed point computations.
The compiler successfully pipelines four rotation loops.
In QR decomposition, we use Householder reflection al-
gorithm. In practice, using Givens rotations is slightly more
expensive than reflections. Givens rotations are slower but
they are easier to implement and debug, and they only re-
quire four temporary variables when calculating the orthog-
onal operation compared with number of reflections, they
are slightly more accurate than Householder method. All of
these eﬀects stem from the fact that Givens examines only
two elements on the top row of a matrix at a time, whereas
Householder needs to examine all the elements at once. The
compiler is successfully pipelining two inner loops of succes-
sive Householder transformations.
6.1.2. Target customization of critical functions
Square root, inverse square root, multiplication and divi-
sion are by far the most expensive real floating point op-
erations. These operations are necessary to compute Jacobi
SVD, Cholesky decomposition, QR decomposition, and LU
decomposition. Their eﬃcient implementation is crucial for
overall system performance. In Tables 3 and 4, we compare
performance of these functions between two implementa-
tions: floating point emulation and pure fixed point imple-
mentation on fixed point C64x+ CPU. Table 3 presents cycle
count and memory footprint when these functions are im-
plemented by emulating floating point on fixed point C64x+
CPU.
In Table 4, code size and cycle count for IQmath imple-
mentation, on C64x+ CPU core, of these four critical func-
tions are presented.
Table 4: Cycle count and code size for IQmath implementation of











Square root 64 320
Inverse square root 75 384
Division 80 288
The IQmath division, square root, and inverse square
root functions are computed using two iterations of the
Newton-Raphson method. Each Newton-Raphson iteration
doubles number of significant bits. First iteration gives 16-bit
accuracy, and second iteration gives 32-bit accuracy. To ini-
tialize the iterations a 512 byte lookup table is used for square
root and inverse square root, and 1024 byte lookup table is
used for division. The serial nature of Newton iterations does
not allow compiler to use pipelining.
6.1.3. CPU cycle count for different algorithm realizations
In Table 5, CPU cycle counts are presented for the selected
numerical linear algebra algorithms. Floating point section
of Table 5 presents results for the following floating point
DSP realizations:
(i) algorithm performance in CPU clocks for implemen-
tation on TMS320C6711 (C67x CPU core);
(ii) algorithm performance in CPU clocks for implemen-
tation on TMS320C6727 (C67x+ CPU core);
(iii) algorithm performance in CPU clocks for inline im-
plementation on TMS320C6727 (C67x+ CPU core).
Fixed point section of Table 5 presents results for the follow-
ing fixed point DSP realizations:
(i) algorithm performance in CPU clocks for implemen-
tation using floating point emulation on C64x+ CPU
core;
(ii) algorithm performance in CPU clocks for fixed point
implementation using IQmath library on C64x+ CPU
core;
(iii) algorithm performance in CPU clocks for fixed point
implementation using inline functions from IQmath
on C64x+ CPU core.
The floating point implementation of the numerical linear
algebra algorithms takes minimum eﬀort and results in a rea-
sonable performance. On the other hand, it turns out that
floating point emulation on fixed point DSP costs many CPU
cycles. On average, floating point emulation on C64x+ CPU
takes 10–20 times more CPU cycles than running floating
point code on C67x+ CPU core (Table 5). The fixed point
CPU cores are capable of running at higher frequencies than
floating point CPU cores. A practical clock ratio between
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Table 5: Cycle count relative to selected numerical linear algebra implementations.
CPU cycles
Floating point DSP realizations Fixed point DSP realizations










Jacobi SVD (5× 5) 99433 89238 24796 514386 80000 43753
Cholesky (5× 5) 4350 4130 1597 21961 2751 1859
LU (5× 5) 6061 5536 2288 15552 4988 2687
QR (5× 5) 8006 7357 3201 34418 8570 5893
Gauss-Jordan (5× 5) 8280 7550 4921 35681 14020 6308
fixed point and floating point CPUs is close to three. Even
at clock rates that are three times higher than clock rates of
the floating point DSP, the performance of floating point em-
ulation on fixed point DSP is still inferior. The floating point
emulation performance is satisfactory only if there are no big
real-time implementation restrictions. To get the maximum
performance from the fixed point DSP the algorithms must
be converted to fixed point arithmetic.
The range-estimation step (Section 3) is carried in or-
der to create a bit-true fixed point model (Section 4). Speed
performance of numerical linear algebra algorithms on fixed
point DSP becomes comparable to floating point DSP only
if steps outlined in Section 5 are taken. The bit-true fixed
point model is adapted to a fixed point DSP target by us-
ing a library of C functions optimized for C64x+ architecture
(Section 5).
The two leftmost columns in the “floating point realiza-
tion” part of Table 5 represent cycle counts for the algorithms
executed on C67x and C67x+ floating point cores. In these
cases, the floating point algorithms are calling square root,
inverse square root, and division functions from an external
library. The middle column of the “fixed point realization”
part of Table 5 represents cycle counts for the algorithms ex-
ecuted on C64x+ fixed point core. In this case, the fixed point
algorithms are calling fixed point implementation of square
root, inverse square root, and division functions from an ex-
ternal IQmath library. Note that if external libraries are used,
algorithm realization on floating point DSP takes roughly the
same amount of cycles as implementation in fixed point run-
ning on a fixed point DSP. Since floating point DSPs usually
run at lower clock rates, the overall execution time is much
shorter on fixed point DSPs.
The maximum performance can be achieved only when
inline function expansion is used (Table 5). In this case, the
C/C++ source code for the functions such as square root, in-
verse square root, and division is inserted at the point of the
call. Inline function expansion is advantageous in short func-
tions for the following reasons:
(i) it saves the overhead of a function call;
(ii) once inlined, the optimizer is free to optimize the func-
tion in context with the surrounding code.
Speed performance improvement was also achieved by help-
ing the compiler determine memory dependencies by using
Table 6: Jacobi SVD algorithm: number of Jacobi rotations for dif-
ferent matrix sizes.







restrict keyword. The restrict keyword is a type qualifier that
may be applied to pointers, references, and arrays. Its use rep-
resents a guarantee by the programmer that, within the scope
of the pointer declaration, the object pointed to can be ac-
cessed only by that pointer. This practice helps the compiler
optimize certain sections of code because aliasing informa-
tion can be more easily determined.
By using the above optimization techniques and by us-
ing the highest level of compiler optimizations, speed per-
formance of the fixed point implementation can be up to
10 times improved over floating point emulation. By us-
ing the above optimization, the fixed point implementation
gets close in cycle counts to floating point DSP implementa-
tion.
Figure 11 presents number of CPU cycles required to cal-
culate the selected linear algebra algorithms in fixed point
arithmetic for diﬀerent matrix sizes n × n on a fixed point
C64x+ CPU. The fixed point algorithms are implemented in
pure C language, and to collect CPU cycle numbers presented
in Figure 11 inline function expansion and the highest com-
piler optimization are used.
Due to its iterative nature the most time consuming al-
gorithm is Jacobi SVD. Algorithm that computes Jacobi SVD
and Cholesky factorization algorithm are bothO(n3), but the
constant involved for Jacobi SVD is typically ten times the
size of the Cholesky constant (Figure 11). The classic Jacobi
procedure converges at a linear rate and the asymptotic con-
vergence rate of the method is considerably better than lin-
ear [16]. It is customary to refer to N Jacobi updates as a
sweep (where N is matrix rank). There is no rigorous theory
that enables one to predict the number of sweeps that are re-
quired for the algorithm to converge. However, in practice,
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Figure 11: Number of C64x+ CPU cycles required to calculate se-
lected linear algebra algorithms in fixed point arithmetic for diﬀer-
ent size matrices.
the number of sweeps is proportional to log(n). The num-
ber of rotations on fixed point C64x+ CPU core for diﬀerent
matrix sizes is presented in Table 6.
The fixed point CPU cores are capable of running at
higher frequencies than floating point CPU cores, and opti-
mized fixed point implementation will usually execute faster.
In Figure 12, execution time of the numerical linear alge-
bra algorithms is compared between floating point and fixed
point DSPs. In both cases the highest compiler optimization
and inline function expansion is used to achieve the lowest
cycle count.
The floating point implementation takes slightly less
CPU cycles (comparing third column in “floating point re-
alization” to third column in “fixed point realization” part of
Table 5). On the other hand, the fixed point realization exe-
cutes faster since the C64x+ CPU core is capable of running
at higher clock rates than the C67x+ CPU core. In case when
the fixed point DSP runs at 1GHz and the floating point DSP
runs at 300MHz, fixed point algorithm realization usually
executes on average 2.4 times faster.
For a symmetric matrix whose dimension is 30× 30, the
fixed point CPU running at 700MHz can calculate over 167
Jacobi SVD decompositions per second.
Further performance improvement of the fixed point
realization of the selected numerical algorithms can be
achieved by hand-optimized implementation in assembly
language. Since writing hand optimized assembly is a tedious
and time-consuming task, this step is recommended only in
cases when C compiler optimizations are not suﬃcient and
an absolute maximum performance is required.
By hard coding Q format and implementing Choles-
ky factorization in hand-optimized assembly, speed perfor-
mance can be more than doubled for large matrix sizes. The
best achievable total cycle count for hand-optimized assem-
bly implementation of Cholesky decomposition of 8× 8 ma-
trix is about 2400 cycles using all assembly. Total cycle count
for IQmath inline implementation of Cholesky decomposi-
tion of 8× 8 matrix is about 3500 cycles.
The algorithm realization in C language oﬀers portabil-
ity. Portability enables designer to run and verify the code
on diﬀerent platforms. This is typically a very important as-
pect of system design. The portability is lost in case of hand-
optimized assembly implementations. Therefore, hand op-
timized assembly has the advantage of increasing algorithm
speed performance but, on the other side, the implementa-
tion process, is time-demanding and oﬀers no code porta-
bility. The code modification and maintenance is also much
easier if the implementation is kept in C language.
6.2. Memory requirements
The design of eﬃcient matrix algorithm requires careful
thinking about the flow of data between the various levels
of storage. The vector touch and data reuse issues are impor-
tant in this regard. In this study both levels of the CPU cache
were enabled. In the case of TMS320C6727 DSP, which has
a flat memory model, all data and program were kept in the
internal memory.
DSPs with cache memory accesses that are localized have
less overhead than those with wider ranging access. A matrix
algorithm which has mostly row operations, or mostly col-
umn operations, can be optimized to take advantage of pat-
tern of memory accesses. The Cholesky factorization used for
solving normal equations (or any equivalent method such as
Gaussian elimination) mixes both row and column opera-
tions and is therefore diﬃcult to optimize. QR factorization
can be easily arranged to do exclusively row operations [39].
Code size for diﬀerent algorithm realizations is shown in
Table 7.
Increase in speed performance by expanding functions
inline increases code size. Function inline expansion is opti-
mal for functions that are called only from a small number
of places and for small functions.
If no inline function expansion is used, floating point
DSP code size is roughly equivalent to fixed point DSP code
(Table 7). For floating point DSP, in the cases of Jacobi SVD,
LU, and Gauss-Jordan by expanding functions inline code
size decreases. Program level optimization (specified by us-
ing the -pm option with the -o3 option) with inline func-
tion expansion can sometimes lead to overall code size reduc-
tion since compiler can see the entire program, and perform
several optimizations that are rarely applied during file-level
optimization. Once expanded inline, the functions are opti-
mized in context with the surrounding code.
6.3. Accuracy of fixed point implementation
Precision of a number indicates the exactness of the quantity,
which is expressed by the number of significant digits. A ma-
chine number has limited precision, and as a result, it may be
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Jacobi SVD 3200 3008 2976 2688 2528 7072
Cholesky 544 512 676 448 832 1472
LU 1440 1440 1328 1152 1536 2560
QR 1376 1312 1756 1024 1472 3232
















Execution time for five numerical linear algebra algorithms
Floating point DSP running at 300MHz











Figure 12: Execution time on floating point C67x+ CPU running
at 300MHz and on C64x+ CPU running at 700MHz.
only an approximation of the value it intends to represent. It
is diﬃcult to know howmuch precision is enough. The num-
ber of significant digits necessary for one computation will
not be adequate for another. Greater precision costs more
computation time, so designers must consider the tradeoﬀ
carefully.
The main advantage of floating point over fixed point
is its constant relative accuracy. The quantization error gets
compounded through error propagation as more arithmetic
operations are performed on approximated values. The error
can grow with each arithmetic operation until the result no
longer represents the true value.
With floating point data types, precision remains approx-
imately constant over most of the dynamic range while with
fixed point types, in contrast, the signal to quantization noise
ratio increases as the signal decreases in amplitude. To main-
tain high levels of precision, the signal must be kept within
a certain range, large enough to maintain a high signal to
quantization noise ratio, but small enough to remain within
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X
30 fractional bits of X accurate
29 fractional bits of X accurate
28 fractional bits of X accurate
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Figure 13: Accuracy of square root calculation SQRT(x) depends
on accuracy of the operand x.
the dynamic range supported by the fixed point data type.
This provides motivation for defining optimal fixed point
data types for algorithm variables.
Fixed point number formats use tradeoﬀ between dy-
namic range and accuracy (Table 1). In this implementation,
32-bit target DSP architecture forces tradeoﬀs between dy-
namic range and precision. The 32-bits are divided to integer
part (characterize dynamic range) and fractional part (de-
fine precision). To perform an arithmetic operation between
two fixed point numbers, they must be converted to the same
fixed point format. SinceWL of the DSP architecture is 32-bit
long, conversion between diﬀerent fixed point formats is as-
sociated with lost of accuracy. For example, to calculate sum
of two fixed point variables a+b, where a is presented inQ16
format and b is presented in Q22 format, variable b must be
converted to Q16 format. The conversion between two for-
mats is done by right shifting variable b six times. During the
conversion from Q22 to Q16 format six fractional digits of
variable b are lost.
The basic operations such as square root, and division
can be very sensitive to the operand noise. In the case of
square root accuracy, the result depends on value and ac-
curacy of the input (Figure 13). For small operand val-
ues, square root operation amplifies inaccuracy of the input
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Figure 14: Accuracy of division Z = X/Y depends on accuracy of
the operandY and ratioX/Y 2 (assuming thatY value is much larger
than inaccuracy of X).
variable. Figure 13 presents noise sensitivity of the square
root operation SQRT(x) for x < 0.1. Each of the curves cor-
responds to diﬀerent accuracy of variable x. As shown in
Figure 13, accuracy of SQRT(X) depends on both: value x
and accuracy of x. For example, calculating a square root of
0.015 represented with 22 accurate fractional bits gives result
with only 20 accurate fractional bits. Therefore, in this case
by calculating square root two precision bits are lost.
Division operation exhibits similar behavior to square
root. In case of division (Z = X/Y) accuracy of the result
depends on value and accuracy of the operands (Figure 14).
Assumption taken here is that value Y is much larger than
inaccuracy of X . In most cases this assumption is valid. In
cases when Y 2  X division operation amplifies inaccu-
racy of the operand Y . Figure 14 presents noise sensitivity
of division operation Z = X/Y for X/Y 2 < 25. Each of
the curves corresponds to diﬀerent accuracy of variable Y .
As shown in Figure 14, accuracy of X/Y depends on: ra-
tio X/Y 2 and accuracy of Y . For example, if X = 1, and
Y = 0.25, and Y has 22 accurate fractional bits calculating,
Z = X/Y will give only 18.5 accurate fractional bits. There-
fore, in this case by calculating division 3.5 precision bits are
lost.
In order to determine accuracy of the fixed point arith-
metic implementation of numerical linear algebra algorithm
we compare the results obtained from our fixed point al-
gorithm to the ones obtained from a floating point imple-
mentation. The accuracy of the fixed point implementation
is quantified by the number of accurate fractional bits. The
number of accurate fractional bits is defined by









where |max( f xp− f p)| represents maximum absolute error
between floating point and fixed point representations. The
value obtained from the fixed point algorithm is represented
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Figure 15: Number of accurate fractional bits. Fixed point imple-
mentation of selected numerical linear algebra algorithms (results
are for 5×5 and for 30×30 matrices with diﬀerent condition num-
bers).
by f xp, while f p is the (reference) value obtained from the
exact floating point implementation.
The Q28 fixed point format is used for Cholesky, QR and
LU factors. Number of accurate fractional bits for Cholesky,
QR, LU factors, and Jacobi SVD eigenvalues formatrices with
diﬀerent condition numbers is presented in Figure 15.
For 5× 5 matrices, even for relatively high matrix condi-
tion number (1.28e5), accuracy of LU, QR, and Jacobi SVD
eigenvalues stays unchanged (Figure 15). Number of accu-
rate fractional bits for Cholesky factors declines with large
matrix condition numbers. The reasons for decline of accu-
racy of Cholesky factors (Figure 15) are the following:
(1) inaccuracy of fixed point operations due to limited
word length of the DSP architecture (WL = 32);
(2) error sensitivity of square root operation when the
operand is a small number.
For matrix dimensions of 5× 5, the fixed point variable sum
(calculated in lines (18)-(19), Figure 10) has approximately
(24)-(25) accurate fractional bits. The primary sources for
inaccuracy of this loop are arithmetic operations and trun-
cation of multiplication result from 64 to 32-bits.
Taking a square root of the variable sum (line (23), in
Figure 10) amplifies the inaccurate fractional bits in case
when sum is much smaller than one. For example, when
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value of the variable sum is close to 0.06, square root cal-
culation doubles the inaccuracy. Calculating square root of
variable sum, in case when its value is equal to 0.06 with 25
accurate fractional bits, gives a result with 24 accurate bits
(Figure 13). The value of variable sum gets small for matri-
ces with large condition numbers, which is causing error to
increase (Figure 15).
According to Figure 15, for 5 × 5 matrices with condi-
tion number lower than 100, Cholesky factors have 24.13
accurate bits (20.13 accurate fractional bit and four integer
bits since IWL = 4). For matrix with condition number of
1.28e5, Cholesky factors have 18.99 accurate bits (14.99 ac-
curate fractional bits and four integer bits since IWL = 4).
According to Figure 15, for 5×5 matrices LU factors have
22.93 accurate bits (18.93 accurate fractional bits and four
integer bits since IWL = 4).
For LU decomposition we used Crout’s algorithm. Pivot-
ing is absolutely essential for the stability of Crout’s method.
Only partial pivoting (interchange of rows) is implemented.
However, this is enough to make the method stable for the
proposed tests. Without pivoting division by small numbers
can lead to a severe loss of accuracy during LU decomposi-
tion.
According to Figure 15, for 5×5matricesQR factors have
22.79 accurate (18.79 accurate fractional bits and four integer
bits since IWL = 4).
In case of Jacobi SVD, eigenvalues and eigenvectors are
presented in Q28 fixed point format (IWL = 4). In order to
calculate Jacobi SVD a number of intermediate variables with
diﬀerent fixed point formats are used. The maximum num-
ber of fractional bits is utilized for most of the internal vari-
ables. In order to accommodate large intermediate results the
Q16 fixed point format is used for some internal variables.
Conversion between diﬀerent fixed point formats is associ-
ated with lost of accuracy, so not all 28 fractional bits of the
result are accurate.
For the considered tests the eigenvalue problem is always
well conditioned, also for ill conditioned matrices, since the
involved matrices are symmetric positive definite.
In the case of 30 × 30 matrices computational accuracy
decreases due to the increase in number of arithmetic op-
erations required to calculate matrix decompositions (lower
panel in Figure 15). For 30×30matrices, Jacobi SVDmethod
is 3-bit less accurate than in case of 5 × 5 matrices. For
5 × 5 matrices accuracies of LU and QR factorization are
similar (accumulation of computational inaccuracy is not
big enough to aﬀect overall accuracy of LU decomposition).
Large number of computations takes its toll on LU decom-
position in case of 30 × 30 matrices. During LU decom-
position calculations of the elements of L matrix require
division by the elements on main diagonal of U matrix.
For large matrix condition numbers the lower right diago-
nal element of matrix U becomes smaller, and due to in-
creased number of operations less accurate. Division by small
and less accurate numbers amplifies inaccuracy (Figure 14).
Therefore, with the increase of the matrix condition num-
ber, LU decomposition accuracy decreases for 30×30 matri-
ces.
Accuracy of the fixed point implementation of linear al-
gebra algorithms relies on IQmath functions. IQmath func-
tions are optimized for the C64x+ architecture and use 64-bit
precision wherever possible (IQmath functions employ the
CPU intrinsic operation that multiplies two 32-bit values in
a 64-bit result).
7. CONCLUSION
The primary goal of this paper is to address implementen-
tional aspects of the numerical linear algebra for real-time
applications on fixed point DSPs. In this paper, we compared
performance (accuracy, memory requirements, and speed)
between floating point and fixed point implementations for
five linear algebra algorithms. Numerical linear algebra algo-
rithms are defined in terms of the real number system, which
has infinite precision. These algorithms are implemented on
DSPs with finite precision. Computer round-oﬀ errors can
and do cause numerical linear algebra algorithms to diverge.
The algorithms considered here proved to be numerically
stable in fixed point arithmetic for the proposed tests.
Most floating point software routines are very slow with-
out considerable hardware support. This can make floating
point algorithms costly. The best way to write code for target
hardware that does not support floating point is to not use
floating point. Advantages of implementation in fixed point
are the following:
(i) fractional arithmetic can be performed on fixed point
numbers using integer hardware which is considerably
faster than floating point hardware;
(ii) less hardware implies low power consumption for bat-
tery powered devices;
(iii) a fixed point algorithm can use less data memory com-
pared to its floating point implementation.
In fixed point representation of fractional numbers, dynamic
range and fractional accuracy are complementary to each
other. This poses a unique problem during arithmetic opera-
tions. Some of the common problems with fixed point num-
bers are the following:
(i) a fixed point number has limited integer range of val-
ues and does not support automatic scaling as in float-
ing point. It is not possible to represent very large and
very small numbers with this representation;
(ii) conversion between diﬀerent fixed point formats is as-
sociated with lost of accuracy;
(iii) drastic change in value results if intermediate result
exceeds maximum allowed. It is easy for an arith-
metic operation to produce an “overflow” or “under-
flow.” Thus the choice of the fixed point representa-
tion should be made very carefully and it should best
suit the algorithms need. Most DSPs support satura-
tion arithmetic to handle this problem.
In this paper, we introduced a flow analysis that is neces-
sary for the transformation from floating point arithmetic
to fixed point. The software tools presented in this paper
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semiautomatically convert floating point DSP algorithms
implemented in C/C+ to fixed point algorithms that achieve
maximum accuracy. In our approach, a simulation-based
method is adopted to estimate dynamic ranges, where the
range of each signal is measured during the floating point
simulation using realistic input signal files. The range esti-
mator finds the statistics of internal signals throughout the
floating point simulation using real inputs and determines
scaling parameters. This method is applicable to both non-
linear and linear systems since it derives an adequate estima-
tion of the range from a finite length of simulation results.
We also introduce a direct link to DSP implementation by
processor specific C code generation and advanced code op-
timization. The fixed point algorithm implementation heav-
ily relies on the IQmath library. The IQmath library provides
blocks that perform C64x+ processor-optimized, fixed point
mathematical operations. The IQmath library functions gen-
erally input and output fixed point data types and use num-
bers in Q format. The fixed point DSP target code yields bit-
by-bit the same results as the bit-true SystemC code from
host simulation. This enables comparative simulation to the
reference model. The main bottleneck of the float to fixed
point conversion flow is simulation speed of bit-true fixed
point model in SystemC. By implementation in fixed point a
speedup by a factor of 10 can be achieved compared to float-
ing point emulation.
The numerical linear algebra algorithms require slightly
less CPU cycles on a floating point DSP, but since the DSPs
run at slower clock rates the algorithms can still execute faster
on a fixed point DSP. On the other hand, accuracy of the fixed
point implementation is not as good as in floating point. It is
the accuracy of a floating point number that is so expensive.
By implementing the algorithms in fixed point the correct-
ness of the result is compromised. For some applications, a
fast but possibly inexact solution is more acceptable than a
slow but correct solution. Floating point representation al-
ready approximates values. Approach presented in this paper
is another approximation which is less accurate than float-
ing point but provides for an increase in speed. Speed for ac-
curacy is an important tradeoﬀ, and its applicability should
be examined at each level that abstracts floating point arith-
metic.
For the numerical linear algebra algorithms considered,
the fixed point DSP and its optimizing compiler make an ef-
ficient combination. These optimizations lead to a consider-
able improvement in performance in many cases as the com-
piler was able to utilize software pipelining and instruction
level parallelism to speed up the code. It has turned out that
software pipelining and inline function expansion is the key
to achieving high performance. The high performance was
achieved by using only compiler optimization techniques. It
is possible to achieve even further performance improvement
by careful analysis and code restructuring.
All phases of the fixed point design flow discussed in the
paper are based on C/C++ language implementation which
makes it maintainable, readable, and applicable to a number
of diﬀerent platforms on which the flow can execute correctly
and reliably.
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